EDA Blog - electronic design automation, embedded systems, ic

home : : contact : : eda news : : embedded : : fpga : : free journals : : jobs
spacer spacer

Mentor Graphics Veloce2 Emulation Platform Features VirtuaLAB Capabilities

Posted by Ken Cheung in Test Solution on Wednesday, April 25, 2012
Xilinx Vivado Design Suite Supports All Programmable Devices »
« Solido Design Automation Introduces High-Sigma Monte Carlo Meta-simulator

Mentor Graphics introduced the Veloce2 emulation platform for the verification of electronic system and Systems on Chip (SoC) designs. Mentor also announced Veloce VirtuaLAB, which gives verification engineers access to easy-to-use, software-based peripherals, connected to the Veloce platform. Veloce2 helps software and hardware engineers verify the embedded software and SoC components of high-end CPUs, network switches/routers, digital set-top boxes, tablet PCs, netbooks, smartphones, digital cameras and other electronic products. The Veloce2 platform and Veloce VirtuaLAB are available now.

Veloce2 is built upon the totally new, full custom emulation IC, Crystal2, which was developed from the ground up by Mentor Graphics. Crystal2 features fast compile, full debug visibility, and advanced memory modeling. It is at the heart of the Veloce2 platform’s performance and capacity gains. The Crystal-based Veloce architecture is highly scalable with impressive performance and capacity gains in the same physical footprint and power signature.

Veloce2 supports up to two billion gate designs. It offers twice the performance, twice the capacity and four times productivity gain in the same footprint and power consumption as the first-generation Veloce platform. Veloce2 is also backward compatible with first-generation Veloce emulators.

Veloce VirtuaLAB provides a virtual lab environment to verify complex electronics systems like the embedded software and the SoCs that make up the system prior to first silicon availability. The Veloce VirtuaLAB builds on the emulator’s ability to run hardware designs written in RTL at megahertz speeds. By integrating RTL models of key peripherals like USB, Ethernet, PCIe, Veloce VirtuaLAB is able to create a full target environment that enables developers to validate both the hardware and embedded software, before any hardware is manufactured. This significantly accelerates product development cycles.

Veloce VirtuaLAB is entirely software-based. As a result, it is easily replicated to support multiple software and hardware developers simultaneously. Previously, system developers had to connect physical peripherals to the emulator via hardware speed adaptors, which makes the process cumbersome and expensive to support multiple users simultaneously. Veloce VirtuaLAB takes the emulator out of the lab environment and moves it into a data center environment where the resource can be shared across multiple projects and geographies. Veloce VirtuaLAB peripherals are available for most popular protocols, such as multimedia video/audio standards, Gigabit Ethernet, USB, PCI Express, SATA, and SAS.

More info: Mentor Graphics Corporation

spacer

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.

EDA Blog covers the electronic design automation and semiconductor industry.

Archives

  • Boards, Busses
  • Components
  • Design Flow
  • Design Services
  • DSPs
  • EDA Tools
  • Embedded Systems
  • Equipment
  • Events, Training
  • Foundry
  • FPGAs
  • IDE
  • Industrial
  • IP Cores
  • Microcontrollers
  • Models, Simulations
  • Networking
  • Reference Design
  • Research
  • Robotics
  • RTOS
  • Software
  • Test Solution
  • UML
  • Wireless
  • Other
spacer
Follow EDA Blog: Twitter | RSS
Email:

Recent EDA Blog Posts

EDA News

Embedded Blog

FPGA Blog

gipoco.com is neither affiliated with the authors of this page nor responsible for its contents. This is a safe-cache copy of the original web site.