FPGA Blog - field programmable gate array and structured asic

home : : contact : : eda news : : embedded : : eda blog : : free journals : : jobs
spacer spacer

Lattice Introduces New Power Management Architecture, Releases Two App Notes

Posted by Ken Cheung in FPGA on Monday, May 7, 2012
X-fest 2012 Technical Seminars Heading to Dallas, Minneapolis, Toronto, Vancouver »
« Lattice Semiconductor Packs MachXO2 PLD into 32 QFN Package

spacer

Lattice Semiconductor introduced a new power management architecture. The new in-system upgradable, star topology power management architecture can be used across a wide range of circuit boards requiring over 12 power supply rails. In addition, Lattice also released two new application notes for their Platform Manager devices that will enable engineers to quickly adopt the new architecture.

Power management functions include supply sequencing, monitoring, hot-swap control, reset and other supervisory signal generation. The complexity of power management functions increases significantly when the number of circuit board power supplies increases. The solution often requires the use of multiple power management devices. As a result, designers are usually forced to partition the overall power management task and implement it using distributed algorithms in multiple devices, which is costly and time consuming. The inadequacies of this approach become apparent only during the board debug stage, forcing board re-spin and costly project delays. The integrated power management approach made possible by the Platform Manager devices, on the other hand, reduces cost and increases board reliability.

Lattice’s two application notes describe unrestricted access to power supply status indicators and the ability to control all board management functions. Engineers are easily able to modify their algorithm to meet unforeseen power management requirements and minimize the need for a board re-spin.

Lattice Platform Manager Application Notes

Scalable Centralized Power Management with Field Upgrade Support
The app not describes how the Platform Manager device can be used as a centralized controller to implement flexible sequencing and precision monitoring of up to 36 power supply rails on a circuit board. It discusses the use of a star topology and fast serial interface to provide a seamless, scalable solution to manage up to 36 power supply rails using additional Lattice Power Manager II devices.

Fail-Safe Sequencing During Field Upgrades with Platform Manager
This application note describes how to enable field updates to the power management algorithm with a fail-safe sequencing backup that restores board operation if the field update procedure is interrupted.

More info: Lattice Power Manager Devices

spacer

Custom Search

FPGA Blog Newsletter
Don't have time to visit FPGA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.

FPGA Blog covers the field programmable gate array and structured asic industry.

FPGA Archives

  • Event
  • FPGA
  • FPGA-based Product
  • IP Core
  • Reference Design
  • Tool
  • Other
spacer
Follow FPGA Blog: Twitter | RSS
Email:

Recent FPGA Blog Posts

EDA News

Embedded Blog

EDA Blog

gipoco.com is neither affiliated with the authors of this page nor responsible for its contents. This is a safe-cache copy of the original web site.