spacer
  • Sign in
  • Register
  • Mobile Connectivity
    • CSI-2 Receiver
    • CSI-2 Transmit
    • CSI-3 Receiver
    • DSI Device
    • DSI Host
    • HSI Controller
    • LLI Controller
    • RFFE Master
    • RFFE Slave
    • SLIMbus Device
    • SLIMbus Host
    • UniPro Controller
  • Mobile Storage
    • UFS
      • UFS Host
      • UFS Device
    • SD / eMMC
      • SD4 / eMMC Host
      • SD3 / eMMC Host
      • SD4 Device
      • SD3 Device
      • SDIO3 Device
      • SD3 / SDIO3 Device
      • eMMC 4.51 Device
    • NAND Controller
      • ONFI 3 Controller
      • ONFI 2 Controller
      • NAND (generic) Controller
      • BCH ECC
  • Wireline Interface
    • Ethernet
      • Fast Ethernet
      • Fast Ethernet 1588
      • Gigabit Ethernet with AVB
      • 1GE 1588
      • Gigabit Ethernet
      • 10GE MAC
    • USB Solutions
      • USB 2.0 Device
      • USB 2.0 Host
      • USB 2.0 Hub
      • USB 2.0 OTG
      • USB 3.0 Device
      • USB 3.0 Device Upgrade
    • PCIe
    • Serial
      • I2C Controller
      • I2S Controller
      • SPI
      • UART
  • PHY
    • MIPI D-PHY
    • MIPI M-PHY
    • ONFI 3.1 PHY
    • UHS-II PHY
    • USB 2.0 PHY
    • USB 2.0 HSIC PHY
  • Software
    • SLIMbus Stack
    • UniPro Stack
    • UFS Stack
    • SD4/eMMC4.5 Stack
    • SD3/eMMC4.5 Stack
    • eMMC 5.0 Firmware Driver
    • ONFI NAND Controller Driver
    • HSI Stack
    • USB 3.0 Device Stack
    • USB 3.0 Host Stack
    • USB 3.0 xHCI Driver
    • Ethernet Device Driver
  • Validation Platforms
    • UFS 1.1
    • SLIMbus
    • SD 3.0 / eMMC 4.51
    • SD 4.0 / eMMC 4.51

Mixed Signal I/O Solutions

spacer

SoC designs increasingly rely on integration of high bandwidth bus interfaces that require the use of analog frontend IPs. Arasan’s PHY Solutions are standards-compliant and are designed to accelerate SoC integration. Our PHY Solutions are available on multiple process nodes from many foundries.
Arasan’s Analog & Mixed Signal (AMS) design expertise spans multiple foundries, enabling us to quickly port a PHY to a specific process node. This expertise is backed by our unique silicon proven design discipline and product development process that ensures first silicon success with our IP. Arasan’s rigorous verification methodology ensures the inter-operability of our Digital Controller IP with corresponding Analog PHY IP. To further boost yields, Arasan has developed proprietary Digital Assisted Analog (DAA) features which permit SoC designers to program and calibrate the Analog IP.

Arasan’s differentiated PHY IP Solutions are:

  • Optimized to ease SoC integration at advanced process nodes
  • Licensed to leading semiconductor companies and large IDMs
  • Developed by engineers actively involved in leading bus interface standards bodies such as MIPI®, USB, JEDEC and SD Association
  • Delivered with an extensive set of models supporting industry standard EDA tools
  • Offered with unmatched global customer support
gipoco.com is neither affiliated with the authors of this page nor responsible for its contents. This is a safe-cache copy of the original web site.