• About Us
  • Technology
  • Products
  • Customers
  • News & Events
  • Connected Blog

Subscribe via E-mail

Your email:

Download our latest technical papers


spacer

Kurt Shuler bio

spacer Kurt Shuler is the VP of marketing at Arteris. 

He has held senior roles at Intel, Texas Instruments, ARC International and two startups, Virtio and Tenison. Before working in high technology, Kurt flew as an air commando in the U.S. Air Force Special Operations Forces.

Kurt earned a B.S. in Aeronautical Engineering from the U.S. Air Force Academy and an MBA from the MIT Sloan School of Management.

Latest Posts

  • Advanced SoC Interconnect IP Enables Greater Flexibility in an Era of Consolidation
  • Putting the “Heterogeneous” in the HSA Foundation
  • Hogan NoC analysis - Sonics SGN, Arteris FlexNoC, ARM NIC 400: Setting the record straight
  • SMP, Asymmetric Multiprocessing, and the HSA Foundation
  • The Gartner Hype Cycle & Technology Adoption Lifecycle Explained (using NoC Technology)
  • Arteris is in the Inc. 500!
  • Who REALLY calls the shots in chip design today?
  • MIPI LLI Webinar on EE Times, Wednesday, 27 June
  • Could Apple revive the digital TV (DTV) market?
  • OMAP4470 TRM Download Available, OMAP4460 & 4430 TRM updates
log a Support Request</a>." display="None" validationGroup="ISBBLatest" id="dnn__ctl4__ctl0_BigProblemCV" evaluationfunction="CustomValidatorEvaluateIsValid" style="color:Red;display:none;">

Posts by category

  • 3D IC (1)
  • academia (1)
  • acquisitions (1)
  • AHB (1)
  • AMBA (2)
  • AMP (2)
  • analog (1)
  • Apple (1)
  • ARC (1)
  • ARM NIC-400 (1)
  • Arteris FlexNoC (1)
  • ASB (1)
  • ASIC design (1)
  • ASICs (1)
  • asymmetric multiprocessing (2)
  • awards (2)
  • AXI (3)
  • benefits (1)
  • BlackBerry PlayBook (1)
  • C2C (5)
  • chinese supercomputer (1)
  • Chip to Chip (1)
  • consumer electronics (1)
  • cores (1)
  • costs (1)
  • DTV (1)
  • dynamic power (1)
  • economics (5)
  • field programmable gate arrays (1)
  • FPGA (1)
  • FPGA design (1)
  • FPGAs (1)
  • free IP (1)
  • funding (1)
  • Gartner (2)
  • HSA foundation (1)
  • idle power (1)
  • industry (2)
  • intellectual property (1)
  • interchip connectivity (3)
  • Interconnect (3)
  • interconnect fabric (1)
  • interconnect IP (3)
  • IP (4)
  • IP protocols (1)
  • IP subsystems (1)
  • jobs (1)
  • LLI (4)
  • M&A (1)
  • MIPI HSI (2)
  • MIPI LLI (5)
  • MIPI UniPro (2)
  • M-PHY (1)
  • Network on Chip (7)
  • network-on-chip (4)
  • Networks-On-Chip (2)
  • NoC (5)
  • OCP (2)
  • OMAP (2)
  • OMAP L3 (1)
  • OMAP TRM (3)
  • OMAP4430 TRM (1)
  • OMAP4460 TRM (1)
  • OMAP4470 TRM (1)
  • on-chip interconnect (1)
  • PlayBook tablet (1)
  • power (1)
  • power dissipation (1)
  • research (3)
  • revenue loss (1)
  • routing congestion (1)
  • Semico (1)
  • semiconductor (1)
  • semiconductor industry (6)
  • semiconductor industry economics (1)
  • semiconductor IP (1)
  • semiconductor product development (1)
  • SMP (2)
  • SoC (5)
  • SoC economics (4)
  • software (3)
  • Sonics SGN (1)
  • startups (1)
  • steve jobs (1)
  • switching costs (1)
  • symmetric multiprocessing (2)
  • Synopsys (1)
  • system on chip (3)
  • System-on-Chip (4)
  • Systems-on-Chip (1)
  • TI OMAP (3)
  • TI OMAP 5 platform (1)
  • TI OMAP4430 (3)
  • TI OMAP4460 (2)
  • TI OMAP4470 (1)
  • Tianhe-1A (1)
  • time to market (2)
  • timing closure (1)
  • transaction protocols (1)
  • TRM (2)
  • TSV (1)
  • ttm (2)
  • university (1)
  • USB HSIC (1)
  • white paper download (1)
log a Support Request</a>." display="None" validationGroup="ISBBPopular" id="dnn__ctl5__ctl0_BigProblemCV" evaluationfunction="CustomValidatorEvaluateIsValid" style="color:Red;display:none;">

Follow Me

Arteris Connected Blog

Current Articles | spacer  RSS Feed

Advanced SoC Interconnect IP Enables Greater Flexibility in an Era of Consolidation

Posted by Kurt Shuler on Thu, Feb 28, 2013 @ 05:07 PM
spacer  Email Article  
Tweet  
  
spacer  delicious  
  

spacer

I am thoroughly enjoying 2013. That’s because there seems to be a lot more reason for optimism this year than last year.  But before we let go of 2012, it’s important to reflect on the past year and see what it can teach us so we can make better business decisions moving forward.

Read More

0 Comments Click here to read/write comments
Tags: NoC, Network on Chip, economics, IP, research, semiconductor industry, software, SoC economics, semiconductor industry economics, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, intellectual property, cores, network-on-chip, on-chip interconnect

Putting the “Heterogeneous” in the HSA Foundation

Posted by Kurt Shuler on Mon, Dec 10, 2012 @ 08:00 AM
spacer  Email Article  
Tweet  
  
spacer  delicious  
  

spacer

In September’s article, SMP, Asymmetric Multiprocessing, and the HSA Foundation, I explained why symmetric multiprocessing (SMP) architectures have been popular in PC and server markets, and why heterogeneous or asymmetric multiprocessing (AMP) has been the norm in mobility and consumer electronics markets. I also explained the trends that are leading PC and server markets to adopt heterogeneous architectures and introduced the HSA Foundation’s goal of making heterogeneous core chips easy to program.

Read More

0 Comments Click here to read/write comments
Tags: system on chip, SMP, AMP, symmetric multiprocessing, asymmetric multiprocessing, HSA foundation

Hogan NoC analysis - Sonics SGN, Arteris FlexNoC, ARM NIC 400: Setting the record straight

Posted by Kurt Shuler on Wed, Nov 28, 2012 @ 06:58 AM
gipoco.com is neither affiliated with the authors of this page nor responsible for its contents. This is a safe-cache copy of the original web site.